HDL Coder for Software Defined Radio

Generate Open Source FPGA code from MATLAB and Simulink

TRAINING PROPOSAL

This training curriculum is designed to provide a strong understanding of the concepts outlined below.


Each day is built for 7 hours of content. Timing information provided below is approximate and may be adjusted dynamically by instructors to meet class needs. 


Examples and exercises are built into the material and hands-on time will be provided throughout the training to illustrate concepts and provide practice time. All courses of this training are derived from proven course content and will include detailed instructions and vetted examples and exercises. The content will be presented in a hands-on manner and attendees will get plenty of opportunities to work on course exercises to reinforce concepts.

Location and Class Size


As soon as we have 15 signed up, registration will close and a wait list will start. If there's strong response, then we'll organize another class. 

The training will be delivered virtually. The last page of this document lists the tools we use for our virtual trainings. We will hold an hour-long systems check the day before the event for all attendees so that everyone can test their connectivity before the training day. All attendees should perform the systems check from the setup they will be using for the training. 

For more information on our virtual training platform, please visit: https://www.mathworks.com/videos/advantages-of-virtual-matlab-training-1595412672535.html

Schedule


Training dates are 1-5 May 2023.
Instruction will be held 0900 - 1700 US Pacific with scheduled breaks. The longest break is mid-day.  


COURSE OUTLINE


Day 0 - Systems Check 

Instructions will be sent to the email you give us. It should not take long to check out your system on Day 1 to make sure you can access the lectures and labs.


Day 1 - Generating HDL Code from Simulink & DSP for FPGAs

Preparing Simulink Models for HDL Code Generation (1.0 hrs)

Prepare a Simulink model for HDL code generation. Generate HDL code and testbench for simple models requiring no optimization.

•Preparing Simulink models for HDL code generation

•Generating HDL code

•Generating a test bench

•Verifying generated HDL code with an HDL simulator


Fixed-Point Precision Control (2.0 hrs)

Establish correspondence between generated HDL code and specific Simulink blocks in the model. Use Fixed-Point Tool to finalize fixed point architecture of the model.

•Fixed-point scaling and inheritance

•Fixed-Point Designer workflow

•Fixed-Point Tool

•Fundamental adders and multiplier arrays

•Division and square root arrays

•Wordlength issues and Fixed-point arithmetic

•Saturation and wraparound.

•Overflow and underflow


Optimizing Generated HDL Code (4 hrs)

Use pipelines to meet design timing requirements. Use specific hardware implementations and share resources for area optimization.

•Generating HDL code with the HDL Workflow Advisor

•Meeting timing requirements via pipelining

•Choosing specific hardware implementations for compatible Simulink blocks

•Sharing FPGA/ASIC resources in subsystems

•Verifying that the optimized HDL code is bit-true cycle-accurate

•Mapping Simulink blocks to dedicated hardware resources on FPGA


Day 2 - DSP for FPGAs


Signal Flow Graph (SFG) Techniques (SFG) Techniques and high-speed FIR design (2.0 hrs)

Review the representation of DSP algorithms using signal flow graph. Use the Cut Set method to improve timing performance. Implement parallel and serial FIR filters.

•DSP/Digital Filter Signal Flow Graphs

•Latency, delays and "anti-delays"!

•Re-timing: Cut-set and delay scaling

•The transpose FIR

•Pipelining and multichannel architectures

•SFG topologies for FPGAs

•FIR filter structures for FPGAs


Multirate Signal Processing for FPGAs (4.0 hrs)

Develop polyphase structure for efficient implementation of multirate filters. Use CIC filter for interpolation and decimation.

•Upsampling and interpolation filters

•Downsampling and decimation filters

•Efficient arithmetic for FIR implementation

•Integrators and differentiators

•Half-band, moving average and comb filters

•Cascade Integrator Comb (CIC) Filters (Hogenauer)

•Efficient arithmetic for IIR Filtering


CORDIC Techniques and channelizers (2.0 hrs)

Introduce CORDIC algorithm for calculation of various trigonometric functions.

•CORDIC rotation mode and vector mode

•Compute cosine and sine function

•Compute vector magnitude and angle

•Architecture for FPGA implementation

•Channelizers


Day 3 - Programming Xilinx Zynq SoCs with MATLAB and Simulink & Software-Defined Radio with Zynq using Simulink


IP Core Generation and Deployment (2.0 hrs)

Use HDL Workflow Advisor to configure a Simulink model, generate and build both HDL and C code, and deploy to Zynq platform.

•Configuring a subsystem for programmable logic

•Configuring the target interface and peripherals

•Generating the IP core and integrating with SDK

•Building and deploying the FPGA bitstream

•Generating and deploying a software interface model

•Tuning parameters with External Mode


Model Communications System using Simulink (1.5 hrs)

Model and simulate RF signal chain and communications algorithms.

•Overview of software-defined radio concepts and workflows

•Model and understand AD9361 RF Agile Transceiver using Simulink

•Simulate a communications system

•Use a Transmitter, AD9361 Transceiver, channel and Receiver


Day 4 - Programming Xilinx Zynq SoCs with MATLAB and Simulink & Software-Defined Radio with Zynq using Simulink (continued)


Implement Radio I/O with ADI RF SOM and Simulink (1.5 hrs)

Verify the operation of baseband transceiver algorithm using real data streamed from the AD9361 into MATLAB and Simulink.

•Overview of System object and hardware platform

•Set up ADI RF SOM as RF front-end for over-the-air signal capture or transmission

•Perform baseband processing in MATLAB and Simulink on captured receive signal

•Configure AD9361 registers and filters via System object

•Verify algorithm performance for real data versus simulated data

Prototype Deployment with Real-Time Data via HW/SW Co-Design (2.0 hrs)

Generate HDL and C code targeting the programmable logic (PL) and processing system (PS) on the Zynq SoC to implement TX/RX.

•Overview of Zynq HW/SW co-design workflow

•Implement Transmitter and Receiver on PL/PS using HW/SW co-design workflow

•Configure software interface model

•Download generated code to the ARM processor and tune system parameters in real-time operation via Simulink

•Deploy a stand-alone system

How Can I Come up to Speed?

You do need a basic understanding of digital communications and FPGA technology. If the terms in the class outline are completely unfamiliar to you, then it's not going to be nearly as fun as it could be. If you want to do this sort of work for open source digital radio, then get in touch at hello at openresearch dot institute and let's talk about how we can help.


If you need to come up to speed with or refresh your knowledge of MATLAB and Simulink, then start now at https://matlabacademy.mathworks.com/

1) Take the MATLAB and Simulink On-Ramps. Short, powerful, and useful classes that will make it possible for you to use the tools in this class with confidence. 

2) Take the MATLAB and Simulink Fundamentals. Longer and more involved content, these will get you up to the point where you can take the fullest advantage of this class. 


ADDITIONAL INFORMATION FROM MATHWORKS

About Our Services


MathWorks training is the fastest way to master MATLAB, Simulink, and other MathWorks products for technical computing and Model-Based Design. All courses are taught by highly experienced MathWorks engineers who guide you through workflows, techniques, and the latest product features. Instructors customize the curriculum based on attendees' learning styles and abilities. Course content is created to meet your team's specific goals and includes company-specific or industry-specific examples. By investing in training, you can enhance your skills, accelerate your projects, and advance your career.


MathWorks Instructor-Led Online Training


Are you new to instructor-led online training? Unsure how it works? We’ve got you covered.


MathWorks Training Services has been delivering training virtually since 2002. More than 5000 unique attendees have taken advantage of the live online sessions, with many returning for additional instruction. Our teaching methods, systems, and support structure are constantly refined and improved to ensure that each instructor-led online learning experience is top quality. We are confident you will enjoy and benefit from our instructor-led online training—with no compromises on learning. We guarantee it!

Our Instructors


If you attended one of our in-person classroom training sessions, you witnessed the quality of the instructors and their skills. Our instructor-led online training is delivered by the same knowledgeable instructors. Instructors are required to complete their own rigorous training to learn the skills and tools needed to effectively deliver trainings in an online environment and employ activities to engage attendees throughout the entire learning process.

Our Training Materials


Our instructor-led online and classroom offerings use the same training manuals and course files. These resources are curated to ensure learning objectives are met in any learning environment. Attendees have the ability to view materials online (through a web browser) or in a secure downloaded format (using an app).


Our Systems


We have adopted and refined world-class systems—available globally—that enable instructors to teach effectively and attendees to fully participate during each session. An overview of the systems used for our instructor-led online training is provided below.


Desktop sharing powered by Cisco WebEx Training Center

With a full suite of instructor-participant interactivity tools such as chat, whiteboard, attendee feedback, and attention indicator, we spare no method to engage with participants.

Voice conferencing powered by Cisco WebEx Audio


This state-of-the-art system allows for a callback to your phone, dial-in using a toll or toll-free number, or computer VOIP audio options to join the conference call. With full duplex audio and WebEx integration, our instructors and attendees have unrestricted two-way communication throughout the training.


Virtual machines powered by ReadyTech and Microsoft Azure


MathWorks products and support software are preinstalled on virtual machines, providing a convenient way to complete the training from any computer at work or home. You can access the virtual machine using a Remote Desktop Connection Protocol or HyperView-based web-browser connection and participate from anywhere.


Instructors are equipped with tools to monitor attendees’ virtual machines and assist during each class.


eMaterial powered by Mimeo


You can use any web-enabled handheld device or a computer to access the course materials 24x7. An installed Mimeo app enables secure access to the eMaterial offline.

Loading...